Abstract-Efficient screening procedures for the control of defectivity are vital to limit early failures, particularly in critical automotive applications. Traditional strategies based on burn-in and in-line tests are able to provide the required level of reliability, but they are expensive and time consuming. This paper presents a novel built-in circuitry to screen out gate oxide and crystalrelated defects in Lateral Diffused MOS transistors. The proposed technique is based on an embedded circuitry that includes control logic, high-voltage generation, and leakage current monitoring. The concept and the advantages of the proposed screening procedure are described in detail and demonstrated experimentally in conjunction with the integration of a test chip.
I. INTRODUCTION

I
N RECENT years, due to the implementation of efficient design for reliability strategies, wear-out failures almost disappeared in integrated devices during the typical life cycle of a car ranging from 10 to 15 kh [1] - [3] . Stated otherwise, the majority of the reliability issues that are observed at present in properly designed products with well matching and wellcontrolled process integration mainly occur due to processing incidents and process-related defects, e.g., in the form of particles, lithography, or defects [4] .
In particular, gate oxide defects and crystal defects are a major constraint in the development of reliable automotive devices because of the extensive use of large gate and junctions areas for the power devices. As a typical example, Fig. 1 shows the case of a multiple low side power switch for motor management, where 65% of the chip area is occupied by Lateral Diffused MOS (LDMOS) transistors, while the remaining 35% by the low-voltage (LV) circuitry. It is well known that some process steps are more susceptible to increased defectivity. The statistical analysis reported in Fig. 2 shows that the occurrence probability of gate oxide and crystal-related defects is relevant if compared to the total amount of defects that can be introduced during wafer processing. Epitaxial deposition and polysilicon deposition in shallow trench isolations, together with shallow trench etching processes, are critical steps for the crystal and gate oxide quality. Furthermore, the reliability of the gate oxide is affected by polysilicon deposition.
A. Gate Oxide and Crystal Defects
According to the usual defective oxide classification, Class A includes such oxides which are expected to fail (usually due to pinholes) for an applied field strength (E BD ) of lower than 1 MV/cm. Class B includes the so-called extrinsic oxides that fail for an E BD of lower than the intrinsic value, and Class C includes those oxides which fail at an E BD of above 10 MV/cm (for the thickness range of interest in this paper) due to intrinsic dielectric breakdown. At present, the required failure rate during the life cycle of the product is assured by properly designed screening procedures before and after packaging of the chip, which force oxides in Classes A and B to fail without introducing any substantial predamaging of the robust subpopulation [4] . Crystal defects (e.g., dislocations and stacking faults) can be either inherently present in the bulk silicon or generated during some critical process steps like epitaxial growth, implantation, and the formation of shallow trench isolations. During the lifetime of a device, crystal defects can coalesce or act as a gettering site for dopant atoms and contaminations. This can result into the formation of local highly conductive paths, which, under some circumstances, can heavily affect the performance of the integrated circuit [5] , [6] .
B. Traditional Screening Methodologies
Nowadays, the most common procedure to screen gate oxide defects at chip level is still the so-called gate stress test (GST), where a high-voltage (HV) pulse is applied to dedicated test pads of the LDMOS gate through an automatic test equipment (ATE). Subsequently, the eventual occurrence of the oxide breakdown is detected by the measurement of the leakage current through the gate oxide.
The correlation between the presence of crystal defects and the increase of the transistor leakage current by various orders of magnitude is reported in the literature [5] , [6] . For this reason, screening for crystal defects is usually accomplished by measuring the drain leakage current while biasing the device under subthreshold conditions after the application of an HV pulse to the drain terminal. This procedure is usually defined as drain leakage test (DLT).
C. Limitations of the Traditional Screening Methodologies
The main limitations of these traditional approaches are well known. On one side, they need expensive ATE, they require dedicated contact pads and overhead circuitry inside and outside the chip, they have very limited parallelization capabilities, and, finally, they could be impossible after device packaging. On the other side, burn-in requires expensive equipment (load boards, control electronic, and thermal chambers), needs long testing times due to the limited acceleration factor, has limited accessibility to the points of interest, has to be carried out on packaged devices, and, finally, still requires expensive parametric and functional tests that often exhibit a limited testing coverage. In addition, the numerous manipulations of the devices increase the risk of predamaging due to electrostatic discharges.
D. New Built-In Defect-Based Technique
In order to solve these limitations, a new approach to the screening of defective gate oxides and junctions of LDMOS is presented, and this is based on dedicated embedded circuitry to perform the on-chip application of stress voltage and the measurement of leakage current through the stressed device. Due to the fact that it relies on a built-in circuit, the proposed solution can be applied both at chip level and for packaged devices, targeting directly the point of interest. Furthermore, since the whole process is managed by an internal circuitry, it does not require any additional testing equipment and can be run in parallel on a very large number of devices.
The principles of the novel solution developed for built-in GST (BI-GST) have been originally presented in our previous work [7] , where the concept and circuit realization have been shown together with circuit simulation results. Later, the modifications that are needed to add the built-in DLT (BI-DLT) functionality in the existing circuits have been presented [8] . Finally, a new procedure has been prototyped and validated experimentally after integrating both functionality in a test chip [9] .
In this paper, the traditional GST and DLT approaches in use nowadays for several automotive products are presented in Section II to point out the requirements and limitations. In Section III, the concept behind the novel BI-GST and DLT is defined together with its main constituting blocks. Finally, the integration of a test chip and the related experimental characterization are reported in Section IV. The functionality of the solution and the accuracy of the leakage current measurement unit are discussed in conjunction with the illustration of the circuit overhead (area and complexity) for the novel built-in test methodology.
II. TRADITIONAL SCREENING METHODOLOGY
A. Traditional GST Method
Traditionally, GST is performed accessing the gates of power FET switches by contacting probes of an ATE probe card on a single or multiple test pads. A typical configuration of such a circuitry is shown in Fig. 3 .
Several HV-LDMOS transistors might share the same GST pad by using decoupling diodes (D4 and D5). The Zener diode Z is required to protect the gate driver LV-NMOS and LV-PMOS transistors from HVs. The series resistor R is needed between the gate driver and the GST pad in order to limit the current during the HV gate stress. The gate driver circuit design prevents current flow into the driver during the gate leakage test with an optional diode D3. Passive gate-discharge circuits are disabled by additional test pads during the gate leakage test (e.g., test pad T P 1). The gate is stressed by an HV pulse applied through the ATE. The difference between the currents flowing into the GST pad before and after the stress is calculated. If the difference exceeds a specified threshold, the device is scrapped.
Issues Related to the Traditional GST Methodology: The popularity of this traditional solution is justified by the fact that it is very simple to be implemented. On the other hand, it does not solve a multitude of challenges at different levels. Design level: The diode D3 in Fig. 3 limits the driving voltage of the gate of the LS-SWITCH. Therefore, in order to get the same Ron performances, the area of HV-LDMOS has to be increased. Moreover, the resistance R is critical for applications where fast turn-on/turnoff switching time of the transistor is required.
Wafer level test:
The wafer probe card requires extra probes that are exclusively dedicated to the GST. In addition, one has to rely on external ATE in order to perform a nontrivial measurement. This fact impacts the test cost and reduces the capability to screen several devices at the same time (parallelization). Package level test: Since the stress introduced by bonding and plastic molding compounds can affect the gate oxide reliability, performing GST is essential after packaging as well. However, for pin number reduction and in order to avoid electrostatic discharge events, both the GST and the T P 1 pads are not bonded so that the gates of the HV-LDMOS switches are no longer accessible. Burn-in level test: Static temperature stress under constant bias voltage is a way to accelerate the time-dependent dielectric breakdown during burn-in. An issue related to this approach is that the stress is also applied to nondefective gate oxides at the same time. This reduces the residual lifetime of the surviving gate oxides. Moreover, the detection of possible breakdown events can only be performed indirectly through a parametric or functional test, and hence, accurate leakage current measurement is no longer possible.
B. Traditional DLT Method
Traditionally, DLT is performed via direct access of the ATE to the drain of power FET switches through pins. The configuration used for this test is shown in Fig. 4 . Z ESD is the Zener diode used as an ESD protection for the output pad D. The DLT consists of three steps. First, the LDMOS is turned off by forcing the gate to ground through the driver or the gate clamping. Then, an HV pulse is applied to pad D. Finally, the leakage current flowing into the D pin is measured by the ATE.
Issues Related to the Traditional DLT Approach: The main issue of the traditional DLT is related to the fact that the efficiency of stress acceleration while applying a voltage pulse is questionable. Even if the HV pulse forces weak junctions into a reverse breakdown, it might not produce permanent local damages, resulting in an increased leakage current during the characterization phase. In fact, leakage current through the crystal defects may be more efficiently increased by a continuous voltage stress at increased temperatures, as in the case of burn-in. Under these circumstances, multiple accelerating effects can be activated, such as local thermal damaging of the lattice, propagation of the crystal defect, and enhanced precipitation along the defect itself. However, the strongest limitation of this traditional approach is that it requires the drain contacts of the chip to stay biased over the entire duration of the burn-in, thereby increasing the cost involved with the screening.
In addition, this procedure can only be carried out if the access to the drain contact of LDMOS is directly or separately ensured. The direct contact to the drain contact is only possible through the pins provided at the external loads. Nevertheless, in the case of modern designs using large power transistors for internal purposes, this represents a major limitation since the design of additional pins just for testing purposes is rarely viable.
III. NOVEL BI-GST AND BI-DLT CONCEPTS
A. Working Principle
The proposed solution consists in the integration of all the functionality required to perform GST and DLT into each device. Following this approach, every chip should become responsible for its own stress test. The principles of the implementation of this solution are shown in Fig. 5 . In order to eliminate the use of additional pads/pins for stressing, the HV to be applied to the LDMOS is forced via the battery pin V S .
The sections responsible for BI-GST and BI-DLT work completely independently in a sense that the operation of the BI-GST section is not affected by the BI-DTL and vice versa. The only restriction is that both tests have to be carried out sequentially.
The stress sequence is enabled by a command sent via a serial interface. A digital controller asserts the stress-controlling signals-GS, GS_ISO for BI-GST and DL, DL_ISO for BI-DLT-according to the basic waveforms, as shown in Fig. 5 . The GS, GS_ISO signals control respectively the protection switch and the stress switch for the BI-GST. The former is responsible for the disconnection of the gate driver unit from the LDMOS gate. The latter controls the application of the The protection switch, the gate clamping, and the inductive clamping are designed in such a way that no current flows through them during stress. The currents I leak_gate and I leak_drain flowing from the battery pin respectively to the gate during BI-GST and to the drain during BI-DLT are measured, mirrored by the current mirror, and compared with a threshold current I th through the current comparator. The result of the comparison is a digital signal COM P _O that is recorded externally via a serial interface. This signal indicates whether the leakage current is higher than a given threshold current. The current I th is generated internally by a digitally programmable current source, and it is set to a proper value to discriminate the intrinsic gate leakage current from the leakage current resulting from a breakdown.
Advantages of the BI-GST: The BI-GST approach is beneficial under many aspects. First, it reduces the dependence on external ATE, reducing at the same time the testing time and the cost. This is due in particular to the fact that the average testing time required by the BI-GST approach is shorter than that in the traditional one and that the BI-GST approach introduces the capability to test more devices in parallel. Furthermore, the BI-GST approach enables the manufacturer to perform a targeted GST on packaged devices, which has not been possible until this time with the use of traditional GST solution. This fact removes the need to perform burn-in and reduces the test time to few milliseconds, as described in our recent work [7] .
Advantages of the BI-DLT: The BI-DLT provides major advantages either as a stand-alone screening technique or in conjunction with a traditional burn-in procedure [8] . The design solution proposed here for the stand-alone version refers to an LS switch with direct access to the drain and source through external pins. Obviously, this design could be easily extended to the case of embedded LDMOS transistors without any direct access from the outside. This just requires an additional connection to the source ground terminal and an isolation of the drain node to block any unwanted parasitic leakage current during the test. As in the case of the DLT, even BI-DLT cannot completely replace the traditional burn-in screening procedure due to the erratic behavior of the HV pulses used in both techniques to accelerate the degradation of possible leakages as a result of crystal defects. Nevertheless, since the BI-DLT has been integrated in a process for temperatures up to 200
• C, it can be used very proficiently in conjunction with traditional burn-in storage under bias. In this case, BI-DLT just requires the HV to be supplied through the battery pin.
B. Circuit Description
Several design challenges arise for the implementation of the BI-GST and BI-DLT concepts, as described in Section III-A. In particular, the design has to handle HVs, perform accurate current measurements without introducing significant voltage drop, and use a silicon area which is much smaller than the typical size of the LDMOS to be screened. Unfortunately, all these requirements cannot be simply fulfilled at the same time by a standard HV or CMOS technology. However, following the recent trends in the integration of bipolar-CMOS-DMOS technologies, many kinds of transistors like HV-DMOS, MV-CMOS, and LV-CMOS can be combined on the same die. The circuit description for implementing BI-GST and BI-DLT solution on a single chip is shown in Fig. 6 .
Bias Section: The STRESS SWITCH for BI-GST is implemented by P 6 and P 5. The switches are enabled by generating a voltage drop (V S − V BIAS ) at the node BIAS_GS. P 5 and P 6 try to source current to the gate line and to node P . Since both are in the high-impedance state, the voltage at these nodes will rise, saturating P 5 and P 6 to a value equal to V S − V GSP9 . Z1 protects P 2 against possible transient overvoltages which could damage the gate oxide. This bias technique limits the charging current through P 6 and P 5, avoiding fast transients (dangerous for parasitic current injection) and protecting P 9 from high-current flow. The pull-up resistor R4 is responsible for discharging the BIAS_GS node after the completion of the stress phase. P 14 and P 15 play the analog role on the highimpedance nodes D and Q for the BI-DLT. 
BI-GST Section:
Under normal operation, the protection switch is closed and the stress switch is open. The PROTECTION SWITCH is based on a transmission gate engineered by HV-LDMOS (P 2-N 3 in Fig. 6 ). This configuration is required such that the switch can operate in normal conditions in the voltage range from 0 V to V DD. The stress section is completely transparent such that no constraints have to be imposed to the design of the gate driver.
During the BI-GST stress, the protection switch is open, and the stress switch is closed. The pull-down transistor N 2 of the gate driver is constantly on, forcing the net DRIV ER_O to ground. Node P , grounded by N 4 during normal operation, becomes floating when the GS_ISO signal is asserted. To keep the protection switch off, N 3 should have the gate to ground, while the gate of P 2 needs to follow the gate line voltage.
The gate discharging device Q1, which connects the gate line to ground during power down, is disabled by the application of V S voltage on its base. P 3 is switched on by the voltage drop generated across the Zener Z2.
After the application of the stress, GS is disabled, and the gate line is discharged by closing N 3 and connecting N 2.
BI-DLT Section: The section that performs the BI-DLT is an extension of the circuit used for BI-GST, and its working principle is the same. During BI-DLT, the gate of the LDMOS under test N 1 is kept down by the driver or by the gate clamping circuit via Q1. Z3 and D1 are the inductive clamping circuits. In normal operation, when the inductive clamping is required to work, P 19 is on, since its gate is kept to ground by N 14. During the BI-DLT, the gate of P 19 is raised up to the test voltage applied to the drain of N 1. In this case, the inductive clamping circuit is open, and no leakage current can flow.
Current Monitor Section:
The current comparator circuit is used for both tests. N 15 and N 16 provide an easy way to generate the lowest between the two voltages BIAS_GS and BIAS_DL. This voltage is used to turn on P 7 when one of the two tests is required. The performance of the CURRENT MIRROR affects the accuracy of the overall current measurement. Two different errors are introduced: 1) a voltage error V e , defined as the difference between the applied voltage at the battery pin V S and the voltage really applied on the stress line V e ∼ = V GSP,9/17 , and 2) a current error I e , defined as the mismatch between the measured leakage current I leak and the current I copy that enters the comparator I e = I leak − I copy .
Both error sources have to be kept below the limits imposed by the accuracy requirements for this application. In order to reduce the inaccuracy of both sources, LV-PMOS devices P 9−P 10 and P 17−P 18 have been introduced. This kind of device in fact offers the best matching performance and the smallest threshold among all others. The drawbacks are their relatively low output impedance and poor voltage capabilities. To overcome these limits, a cascode current mirror with low input voltage requirement has been chosen [10] - [13] . The configuration used in this paper is called regulated cascoded circuit with reference tracking [13] .
The original design has been modified here in such a way that the reference current does not replicate the measured current I leak , but the current I th is used for the current comparator. This modification is necessary because, in general, I leak is too small to operate properly the current mirror. P 10 copies the leakage current I leak with unity gain by avoiding any channel length modulation effect when I leak is of the same order of magnitude as I th . In fact, the feedback loop in this situation forces the drain voltages of P 10 to match the drain voltage of P 9. This solution increases the accuracy of the current mirror close to the range of interest (i.e., around I th ) for the current comparator.
Recycling of LV-MOS devices connected directly to the battery supply pin V s is made possible by the fact that the common LV-CMOS p-well for such devices can be connected to floating potentials. In particular, the p-well of all LV-PMOS devices has been connected to the BIAS node. The additional circuit required for the implementation of the BI-GST does not affect the performances of the original circuit in terms of switching speed and power consumption because of the small additional RC load introduced. In fact, the protection switch has been designed to operate with an ON-resistance of few hundreds of ohms, and the capacitive load added on the gate line is negligible if compared with the gate capacitance of the LDMOS under test.
C. Test Conditions Stress Duration and Leakage Current Limits for the BI-GST:
For the calculation, it is assumed that a burn-in carried out at a temperature T stress , at nominal supply voltage V op and with duration D BI , delivers the required failure rate in the field. Thus, the problem to be solved for the BI-GST is the calculation of the HV pulse duration t pulse (at a voltage V pulse ) applied at room temperature T op , which delivers an equivalent stress as in the burn-in defined previously. The conversion can be made once the acceleration factors related to the failure mechanism and to the stress factors (in this case, the electric field in the oxide E ox and the oxide temperature T ) are known.
As demonstrated in [9] , the required pulse duration can be calculated according to the following formula:
where k, E A , γ, and X eff are the Boltzmann constant, the activation energy, the field acceleration parameter, and the effective oxide thickness at the weakest point in the oxide, respectively. The applied stress voltage should be high enough to minimize the test time (t pulse ) for the screening but at the same time should not exceed the intrinsic oxide breakdown voltage of the HV device under test. For the technology considered in this paper, the selected stress value is V pulse = 16 V. The pulse duration at this voltage, equivalent to 48-h burn-in at 140
• C, is 3 ms for typical values of E A , T op , T stress , γ, X eff , and V op .
The functionality of the system is not jeopardized by a gate leakage current smaller than 100 μA, since the gate driver is able to provide a current of up to 3 mA and the LDMOS can operate correctly in the presence of such leakage. Nevertheless, in order to ensure that integrated circuits perform the intended function for the desired duration in field use, the threshold current used for the defect screening is typically set to a value smaller than 10 μA. Based on the results obtained from the dedicated breakdown experiments carried out on test structures, this value is considerably smaller than the leakage current resulting from a breakdown and at the same time higher than the practical values of intrinsic gate leakage current. 
Setup for the BI-DLT:
The stress conditions that should be applied for screening during BI-DLT are equivalent to the ones used during the traditional approach.
Since the detection of subthreshold leakage current and the generation of damages in the crystal can be improved by the application of high temperature, the test is planned to be performed for the entire duration of the burn-in procedure.
The level of the voltage pulse has to be high enough to force the junctions affected by crystal defects into reverse breakdown, so that the local defect will possibly degrade and result into an increased leakage current. The voltage to be applied to drain during the characterization of the leakage current has to be sufficient to provide enough accuracy, but at the same time, it should not exceed the threshold for the activation of unwanted parasitic conduction paths, which can be essentially of three types. In the first case, the leakage is produced by the inductive clamping (Fig. 4) . This current path can be blocked by switches or structures which increase the clamping voltage only during the test mode. The second cause is related to the Zener diode Z ESD , which can be forced into reverse conduction. Lastly, the leakage current can arise due to the intrinsic breakdown of the LDMOS. Therefore, the voltage applied during the characterization phase is usually 2 to 5 V lower than the reverse breakdown voltage of the Zener diode Z ESD .
The threshold current for the screening is affected by the variations of the intrinsic subthreshold leakage current of the LDMOS with temperature and process variations. It should be accurately trimmed during production because it will either lead to reduced fault coverage or yield loss, depending on the selected value.
IV. EXPERIMENTAL VALIDATION
A. Integration
Before extensive use in commercial products, the proposed scheme has been first prototyped and then experimentally validated by implementation on a test chip.
This solution has been introduced in a typical LS-SWITCH application, designed to obtain RON = 0.4 Ω (Fig. 7) . All current mirrors have been designed in order to reach a current matching better than 4% at 1-μA bias current. Furthermore, the contribution of the inaccuracy of the I th has to be considered for the overall accuracy estimation. I th might be generated internally such that its accuracy is typically within 2%-3%.
The additional area occupied by the built-in test circuitry is 10% of the area occupied by a single LS-SWITCH, as shown in Fig. 7 . In this case, the reduction in terms of reliability due to additional circuitry is negligible since the gate oxide area associated with the built-in test unit is smaller by a factor of 500 than the gate oxide area in an HV-LDMOS. The relative area overhead is further reduced if multiple LS-SWITCH can be tested in parallel.
The small size of the stress circuitry and the fact that no device has degraded during the stress phase (except for the LS-SWITCH) make the solution attractive, with negligible risks for additional reliability problems.
B. Measurement Results
The following measurement data are used to demonstrate the validity and the accuracy of the proposed approach in the automotive environment working toward the zero defect target.
In order to check the functionality of the developed solutions, the application of the stress voltage and the correct leakage detection have been verified for BI-GST and BI-DLT. Since both solutions work under the same principle, results will be reported only for the first case.
For this purpose, the GATE LINE has been cut in the test chip in order to isolate the LDMOS from the rest of the circuitry, and two additional pins have been introduced to contact the GATE LINE (Fig. 6) at the disconnection points. The pins will be used to check the correct application of the stress voltage and for the introduction of artificial leakage current for the accuracy measurement.
The verification methodology consists of three steps. In the first step, the stress voltage application and the gate leakage measurement will be performed on an intact oxide. Subsequently, damage to the oxide of the LDMOS will be artificially introduced by the generation of an oxide breakdown by applying HV. In the final step, the stress voltage application and the gate leakage measurement will be performed again on the broken oxide.
The oxide breakdown has been generated by applying a voltage ramp on the pad contacting the gate of the LDMOS. The ramp is stopped soon after the breakdown event has been generated, as evidenced by a sudden increase of the gate leakage current. The electric field inside the gate oxide necessary to generate the breakdown is approximately 11.8 MV/cm. The effect of the breakdown with appreciable gate leakage current is shown in Fig. 8 . The current entering the gate is transferred to the grounded drain, indicating that the damage is located in the interface between the gate and the drain.
Measurements from our experimental validation tests are shown in Fig. 9 for both intact and leaking gate oxides. Fig. 9(a) and (b) shows the timing of the most significant control signals discussed in Section III-A during the HV stress phase for the BI-GST. Fig. 9(d) shows the application of the stress voltage to the gate of the intact and leaking oxides. The voltage on the gate oxide of the leaking devices does not rise up to the full level of the stress voltage because of the current-limiting feature of the stress generator. Fig. 9(e) shows the case of a leaking oxide, where the leakage current is higher than the chosen threshold. On the contrary, no appreciable current is detected for an intact device. The correctness of the leakage measurement in the two cases is evident in the output signal COM P _O [ Fig. 9(c)] , which, at the end of the test, is low when measuring the leakage of the intact device but remains high with excessive leakage in the case of the broken device. The initial triggering of COM P _O is due to the dynamic current necessary to charge the gate capacitor.
The measurement data reported in Fig. 10 are used to characterize the accuracy of the leakage current detection and that of the voltage application (I e and V e defined in Section III-B). These figures of merit are dependent on the level of leakage current to be detected. For this reason, the programmable threshold current I th has been swept in 1-μA steps up to 10 μA in these measurements. A stress voltage of 16 V is constantly applied at stress pin V S , and the leakage current has been introduced artificially by the use of a variable resistor connected to the GATE LINE pin, as shown in Fig. 5 . In Fig. 10 , the induced leakage current and the voltage applied on the GATE LINE by the built-in circuitry are reported. Both parameters are measured at the triggering point of the comparator as a function of the programmed threshold current I th . The accuracy of leakage current detection is within an acceptable range of ±5%. However, the error in the application of the voltage increases with the leakage due to the voltage drop introduced by the BIAS section.
V. CONCLUSION
A novel built-in approach has been proposed to screen out defective gate oxides (BI-GST) and crystals defects (BI-DLT) in LDMOS transistors in integrated circuits for automotive applications. This technique is based on a programmable embedded circuitry for built-in screening, which provides HV pulse stressing and accurate quantitative measurement of the leakage current through the gate oxide or the drain. The test sequence is controlled by internal logic, and the unit communicates to the external devices through a serial interface. The peculiarities of the circuit design have been discussed with particular focus on the design solutions adopted for HV operation and accurate current measurement by dedicated current mirrors.
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